The RTL design engineer will need strong RTL coding experience with ASIC frontend design flow experience including microarchitecture, lint check, CDC/RDC run/fix
Good debugging skills as a block owner
10+ years of RTL experience is preferable
Any PCIe experience would be a big plus, but not a must-have requirement.
